→ Implement Half duplex Comm$^n$ using FIFO ?




· FIFO1

→ RDWR

RDWR

write → fd.

read ← fd

read.

write

→ Full duplex Comm$^n$ ⇐ —

pipe Vs fifo